

David Schall

POSTDOC · CPU MICROARCHITECTURE

Systems Research Group, Technical University of Munich

✉ david.schall@tum.de | 🌐 <https://dhschall.github.io> | 📄 dhschall | 📺 david-h-schall

Research Interest

Broad

Computer architecture, microarchitecture, prediction, memory subsystem, HW/SW codesign, sustainable computing, data center computing

Current focus

Branch prediction, cache coherence in heterogeneous architectures, reduction of misprediction cost

Education

Technical University of Munich

Munich, Germany

POSTDOC IN COMPUTER SCIENCE

01.08.2025 - present

- Systems Research Group
- Supervisor: Dr. Pramod Bhatotia
- Research interests: CPU core microarchitecture, instruction delivery, prefetching and branch prediction

University of Edinburgh

Edinburgh, United Kingdom

DOCTOR OF SCIENCE (PHD) IN COMPUTER SCIENCE

01.06.2020 - 30.07.2024

- Program: ICSA: Computer Architecture
- Supervisor: Dr. Boris Grot
- Thesis: Addressing Microarchitectural Implications of Serverless Functions [PDF]

University of Kaiserslautern

Kaiserslautern, Germany

MASTER OF SCIENCE (M.Sc.) IN ELECTRONICS AND INFORMATION TECHNOLOGY

01.04.2017 - 02.05.2019

- Specialization: Embedded Computing Systems
- Thesis: "Evaluation and Optimization of Memory Encryption and Integrity Protection", In cooperation with Arm Ltd., Cambridge, UK

Heilbronn University

Heilbronn, Germany

BACHELOR OF ENGINEERING (B.EN.) IN ELECTRONICS AND INFORMATION TECHNOLOGY

01.09.2013 - 07.03.2017

- Specialization: Information technology
- Exchange semester in South Korea, KIT Kumoh National Institute of Technology, Gumi, South Korea

Professional Experience

Arm Research, Arm Limited

Cambridge, United Kingdom

MASTER THESIS AND INTERNSHIP

1. Sep. 2018 - 31. Mar. 2019, 1. Feb. - 30. June 2020

- Topic: Evaluation and Optimization of Memory Encryption and Integrity Protection.
- Modeling the encryption engine in gem5. Evaluation of system impact of encryption and integrity protection.
- Investigation and optimization of several hardware design features.
- Acquired skills: C/C++, Python and gem5

Microelectronic system design research group, University of Kaiserslautern

Kaiserslautern, Germany

RESEARCH ASSISTANT

01.08.2017 - 31.07.2018

- Development and investigation of hardware architectures for Turbo-Code Decoders
- Writing C++ software model for Turbo-Code Decoder for performance modeling.
- Implementation and synthesis of Decoder architecture in VHDL.
- Acquired skills: C/C++, VHDL, MATLAB and Xilinx Vivado

IDS Imaging Development Systems GmbH

Obersulm, Germany

BACHELOR THESIS

01.09.2016 - 28.02.2017

- Title: DisplayPort IP-Core for industry cameras
- Development of a specialized DisplayPort IP-Core for industry cameras in VHDL, based on the Xilinx Artix7 FPGA.
- Acquired skills: VHDL, MATLAB Xilinx Vivado, Xilinx FPGA's

Bosch Engineering GmbH

Abstatt, Germany

INTERNSHIP AND WORKING STUDENT

01.09.2016 - 28.02.2017

- Hard- and Firmware development for a motor engine controller test system
- Acquired skills: C/C++, Atmel Studio, PCB design, USB firmware

Teaching & Supervision

TEACHING

2026	Course Admin & Lecturer , Introduction to Software Engineering (BSc)	TU Munich
2024/5	Course Organizer , Computer Systems Lab (BSc/MSc)	TU Munich
2025	Course Organizer , Advanced System Programming (BSc)	TU Munich
2020/23	Teaching Assistant , Introduction to Computer Systems (BSc)	University of Edinburgh
2023	Teaching Assistant , Compiler Techniques (BSc)	University of Edinburgh
2013	Teaching Assistant , Control Engineering (<i>original Regelungstechnik</i>) (BSc)	Heilbronn University

SUPERVISION

since 2025	Neel Mandal , Reducing branch misprediction via branch recycling	BSc Thesis
Since 2025	Julian Pritzi , Verified synthesis of secure hardware	PhD Student
Since 2025	Anton Ge , Page fault forwarding via user-interrupts	BSc + MSc Thesis
2025	Osman Yasa , A top-down analysis for gem5	Research Assistant
2025	Steve Bambou , Evaluation of multiple branch prediction's potential in the context of wide-pipeline architectures	BSc Thesis
2025	Phillip Assman , Mitigating branch predictor latency with hierarchical design — an analysis	BSc Thesis
Since 2024	Nicolò Carpentieri , Coherence controllers for heterogeneous architectures	PhD Student
2024	Mária Ďuračková , Exploring hierarchical branch predictor designs	PhD Student
Since 2024	Yongjie Huang , Exploring BTB prefetching techniques	Research Intern
Since 2024	L. Lakshmanan , Microarchitectural characterization of serverless server	Research Intern, now PhD Student
2023	Arun Krishna , Building a toolchain for generating a meaningful serverless setup	Research Intern
2022	Harshit Grag , Building a serverless benchmark suite for microarchitectural studies	Research Intern
2021	Yijun Ma , Characterizing serverless workloads	Research Intern

Publications

Serverless on a Server: Microarchitectural Implications of Serverless Functions

Under submission to ISPASS 2026

LAKSHMANAN LAKSHMANAN, ARUN KRISHNA AMS, **DAVID SCHALL**, BORIS GROT

Dec. 2025

Guardian: Building Trusted AI Agents on Confidential Computing Hardware

Under submission to OSDI 2026

TEOFIL BODEA, MASANORI MISONO, JULIAN PRITZI, PATRICK SABANIC, THORE SOMMER, HARSHAVARDHAN

UNNIBHAVI, **DAVID SCHALL**, NUNO SANTOS, DIMITRIOS STAVRAKAKIS, PRAMOD BHATOTIA

Nov. 2025

vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures

Accepted to ASPLOS 2026

ANATOLE LEFORT, JULIAN PRITZI, NICOLÒ CARPENTIERI, **DAVID SCHALL**, SIMON DITTRICH, SOHAM

CHAKRABORTY, NICOLAI OSWALD, PRAMOD BHATOTIA [CODE]

March. 2026

The Last-Level Branch Predictor Revisited

Accepted to HPCA 2026

DAVID SCHALL, MÁRIA ĎURAČKOVÁ, BORIS GROT [CODE]

Feb. 2026

C³: CXL Coherence Controllers for Heterogeneous Architectures

Accepted to HPCA 2026

ANATOLE LEFORT*, **DAVID SCHALL***, NICOLÒ CARPENTIERI, JULIAN PRITZI, SOHAM CHAKRABORTY,

NICOLAI OSWALD, PRAMOD BHATOTIA *equal contribution [CODE]

Feb. 2026

The Last-Level Branch Predictor

DAVID SCHALL, ANDREAS SANDBERG, BORIS GROT [CODE]

MICRO 2024

Oct. 2024

Warming Up a Cold Front-end with Ignite

DAVID SCHALL, ANDREAS SANDBERG, BORIS GROT [CODE]

MICRO 2023

Oct. 2023

Lukewarm Serverless Functions: Characterization and Optimization

DAVID SCHALL, ARTEMIY MARGARITOV, DMITRII USTIUGOV, ANDREAS SANDBERG, BORIS GROT [CODE]

ISCA 2022

Jun. 2022

- IEEE MICRO TopPick's Honorable Mention

When Does Saving Power Save the Planet?

JACKSON WOODRUFF, DAVID SCHALL, MICHAEL FP O'BOYLE, CHRISTOPHER WOODRUFF

HotCarbon, 2023

Jun. 2023

Cryptographic Protection of Random Access Memory: How Inconspicuous can Hardening Against the most Powerful Adversaries be?

ROBERTO AVANZI, IONUT MIHALCEA, DAVID SCHALL, HÉCTOR MONTANER, ANDREAS SANDBERG

Cryptology ePrint Archive

2022

Conference Talks

MICRO 2024, Austin, US

THE LAST-LEVEL BRANCH PREDICTOR [SLIDES]

Oct. 2024

MICRO 2023, Toronto, Canada

WARMING UP A COLD FRONT-END WITH IGNITE [SLIDES]

Oct. 2023

ISCA 2022, New York, US

LUKEWARM SERVERLESS FUNCTIONS: CHARACTERIZATION AND OPTIMIZATION [SLIDES]

Jun. 2022

Patents

Dynamic adjustment of memory for storing protection metadata

WITH ROBERTO AVANZI, ANDREAS SANDBERG

- US Patent # US 12073104B1

Arm Limited

2023

Memory protection

WITH ROBERTO AVANZI, ANDREAS SANDBERG, IONUT MIHALCEA, ALEXANDER KLIMOV

- US Patent # US 20240346155A1

Arm Limited

2023

Activities

Academic Services

PROGRAM COMMITTEE MEMBER

2025 - PRESENT

- ISCA '26, HPCA '26, SOCC '25, MICRO '24 Artifact Evaluation (AE), HPCA '24 AE

gem5 - Computer-system Architecture Simulator

MAINTAINER AND DEVELOPER

2022 - PRESENT

- Active contributor to the upstream gem5 simulator since 2022.
- Main contributions include improvements to the branch prediction model, the O3 core pipeline, and the implementation of fetch directed instruction prefetching (FDIP).
- Since 2024 maintainer mainly responsible for the O3 core and the branch predictor models.

vHive Ecosystem

MAINTAINER AND DEVELOPER

2022 - PRESENT

- Active developer to the vHive Ecosystem since its establishment in 2022.
- Main activities include the expansion and maintenance of the vSwarm serverless benchmark suite
- Developed vSwarm-u, a framework that integrates a serverless software stack with the gem5 simulator enabling microarchitectural research for serverless.

Ultimate Frisbee

PLAYER AND COACH

Jun. 2014 - PRESENT

- Player in german national team (U20, U24 and Open) 2010-2016
- Assistant coach of U24 german national team 2018-2020

References

- **Prof. Dr. Boris Grot**
Professor
University of Edinburgh, Edinburgh, UK
Email: boris.grot@ed.ac.uk
Relationship: PhD Advisor
- **Prof. Dr. Pramod Bhatotia**
Full Professor and Chair
TU Munich, Germany
Email: pramod.bhatotia@cit.tum.de
Relationship: Postdoc Advisor
- **Prof. Dr. Babak Falsafi**
Full Professor
École d'Ingénieurs de l'Université de Lausanne (EPFL), Lausanne, Suisse
Email: babak.falsafi@epfl.ch
Relationship: Collaborator
- **Dr. Andreas Sandberg**
Staff Engineer
Arm Limited, Cambridge, UK
Email: andreas.sandberg@arm.com
Relationship: Internship mentor and industrial collaborator